[1]
S. Bhowmick and K. Alam, “Effects of source-drain underlaps on the performance of silicon nanowire on insulator transistors”, Nano-Micro Lett, vol. 2, no. 2, pp. 83-88, Apr. 2010.